IWDG замораживается во время отладки
This commit is contained in:
parent
6b5edc1c41
commit
b577be4b82
@ -95,7 +95,11 @@ int main(void)
|
|||||||
SystemClock_Config();
|
SystemClock_Config();
|
||||||
|
|
||||||
/* USER CODE BEGIN SysInit */
|
/* USER CODE BEGIN SysInit */
|
||||||
|
char isIwdgReset = 0;
|
||||||
|
if (RCC->CSR & RCC_CSR_IWDGRSTF) {
|
||||||
|
SET_BIT(RCC->CSR, RCC_CSR_RMVF);
|
||||||
|
isIwdgReset = 1;
|
||||||
|
}
|
||||||
/* USER CODE END SysInit */
|
/* USER CODE END SysInit */
|
||||||
|
|
||||||
/* Initialize all configured peripherals */
|
/* Initialize all configured peripherals */
|
||||||
@ -107,11 +111,7 @@ int main(void)
|
|||||||
MX_TIM11_Init();
|
MX_TIM11_Init();
|
||||||
MX_IWDG_Init();
|
MX_IWDG_Init();
|
||||||
/* USER CODE BEGIN 2 */
|
/* USER CODE BEGIN 2 */
|
||||||
char isIwdgReset = 0;
|
|
||||||
if (RCC->CSR & RCC_CSR_IWDGRSTF) {
|
|
||||||
SET_BIT(RCC->CSR, RCC_CSR_RMVF);
|
|
||||||
isIwdgReset = 1;
|
|
||||||
}
|
|
||||||
HAL_IWDG_Refresh(&hiwdg);
|
HAL_IWDG_Refresh(&hiwdg);
|
||||||
|
|
||||||
ChannelBuffer_reset(&buffer_ch1);
|
ChannelBuffer_reset(&buffer_ch1);
|
||||||
@ -220,7 +220,7 @@ static void MX_IWDG_Init(void)
|
|||||||
Error_Handler();
|
Error_Handler();
|
||||||
}
|
}
|
||||||
/* USER CODE BEGIN IWDG_Init 2 */
|
/* USER CODE BEGIN IWDG_Init 2 */
|
||||||
|
DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP;
|
||||||
/* USER CODE END IWDG_Init 2 */
|
/* USER CODE END IWDG_Init 2 */
|
||||||
|
|
||||||
}
|
}
|
||||||
|
Loading…
x
Reference in New Issue
Block a user